The NASA dual-frequency, dual-polarization, Doppler radar (D3R) is an important ground validation tool for the global precipitation measurement (GPM) missions dual-frequency precipitation radar (DPR). The D3R has undergone extensive field trials starting in 2011 and continues to provide observations that enhance our scientific knowledge. To further enhance its capabilities, the Intermediate frequency (IF) electronics, digital receiver and waveform generation subsystems have been upgraded. Due to the new, more flexible architecture, this upgrade enables more research frontiers to be explored with better performance. One of the primary motivations for this upgrade is to enable enhanced radar sensitivity and increase range resolution to 30 meters. In this work, the D3R systems upgrade will be discussed with a focus on the key upgrade's design features to obtain better sensitivity and a flexible waveform capability.
I. INTRODUCTION
T HE NASA dual frequency, dual polarization doppler radar (D3R) was developed as a joint collaboration between NASA, Colorado state University and Remote Sensing Solutions. It allows for beam aligned, synchronized operation between Ku band (13.91GHz) and Ka band (13.51GHz) for observation of an meteorological event. D3R forms an important ground validation tool for dual precipitation radar (DPR) for the GPM mission and has undergone extensive field trials earlier ( [1] and [2] ). The Ku band can sample volume upto 40 Kms with peak power of 160 Watts from solid-state transmitter and similarly Ka band has peak power of 40 Watts, providing high sensitivity to light rain and snow. D3R also uses a multipulse scheme to mitigate the effects of blind range caused by longer pulses and subsequently using pulse compression to enhance the range resolution and sensitivity [3] .
The use of solid-state transmitters together with receive systems with pulse compression waveforms enable flexible architecture wherein high-end signal processing techniques like digital beam-forming and Space Time Adaptive processing (STAP) algorithms can be utilized. However, a major source of error for volume target or weather sensing for these pulse compression systems, can be the side-lobe contamination in adjacent range gates. Mismatched filtering techniques have been known to reduce peak auto-correlation sidelobe levels [4] and has been used in this work. The current system lacked programmability and reconfiguration options.
The hardware upgrade focused on making the system more robust and flexible to adaptations which the modern weather systems need [5] , [6] . The pulse compression filter supports 480 taps (multiply-accumulate operations, MACs) to accommodate the pulse compression sidelobe energy to higher number of taps due to the mismatched filtering approach that we adopted. These large number of multipliers for both in-phase and quadrature components for the horizontal and vertical polarization were made possible due to the high number of MAC units in Virtex 6 FPGAs enabled through floor planning and advanced synthesis constraints. The hardware upgrade will open up new research frontiers in weather science and engineering at Ku and Ka band for developing accurate models and algorithms for the GPM core satellite's DPR.
Also with the hardware upgrade, the resolution can be increased to 30m from the current configuration of 150m. Additionally, with a coupled waveform generator, digital downconverter and pulse compressor design, pulse by pulse change of waveform and filters, can be achieved synchronously.
The timing portion of D3R is setup in such a way that the acquired samples have noise injection, for receive calibration, followed by short and medium pulse injection into receive (for transmit calibration). Both noise source and transmit signal injection aids in online monitoring of transmit and receive portions of the radar. The short pulse is not modulated and it only goes through a delay filter but the medium pulse is modulated with Chirp signal and it goes through pulse compression filters (FIR based). With a good amount of power of the medium pulse through the calibration loop, there is likelihood of receive samples getting submerged with the sidelobes of transmit pulse (through the calibration loop), if the pulse compression filters are long. Mismatched filtering technique often leads to longer pulse compression filters to suppress the Integrated sidelobe levels (ISL). However, this can severely limit the weak echoes near to the transmit calibration signal. Hence the sidelobes need to be sufficiently low power in terms of peak values and ISL. This is also true for the case of strong returns from weather as well, wherein the sidelobe power, if not properly contained, can submerge weak echoes in range cells even far off, due to large lengths of these filters.
Arbitary Waveform Generator and digital receive subsystems were upgraded along with the associated IF electronics. Since there was a need to change the 1st IF, hence the clock sections and the IF up-converters and down-converters were also modified. Both the IF waveform generator and the digital receive sections have been packaged into the XMC module based on virtex 6 FPGAs. This module includes three 200MHz, 16bit A/Ds, two 800 MHz D/As and four banks of memory. The ADCs and DACs have a high spurious free arXiv:2003.13387v1 [eess.SP] 29 Feb 2020 dynamic range (SFDR), so as to able to observe large storms to light cloud and snow. With high dydnamic range, the sensitivity of the system can be improved, if the receive gain is tailored to toggle the LSB of the A/D converter. This will enable the noise to be contained in the lowest bits. However, it requires fine tuning of the receiver gain. Usually, if the SFDR is not good, additional spurious signals can also get detected along with the weather echoes. These spurious signals might be due to the inter-modulation products of the mixer, which comes in band due to aliasing or improper filtering or due to non-linearity of the A/D itself. In this work, we present an analysis as to how to contain these inter-modulation products and demonstrate the filtering requirements for such a high dynamic range receiver.
II. HARDWARE UPGRADE FEATURES
The XMC module with DAC interface can operate upto 80 MHz to maintain reasonable sampling rates with which digital in-phase and quadrature samples can be interfaced from FPGA to DAC device and also to have a feasible filter design. We redesigned the IF stages and selected an analog bandwidth with simulations of the mixer products and their suppression in order to meet the dynamic range requirement. Main challenging part here was the removal of the local oscillator (LO) feed through (which is quite high power because of the double balanced mixer and its need of high LO power). This is usually a trade-off with other inter-modulation products. Hence we came up with the analog bandwidth number which gives adequate rejection of LO feed through, other mixer products and harmonics.
The initial design activity started with exploring multiplier approach , which could enable us to retain the existing IF hardware. The idea was to use a frequency doubler and its input would be half band frequencies from the XMC module. But this idea was short lived as we observed pulse droop and spurious at the output of the multiplier. Later we went for mixer approach and for the design of the IF stages with mixer, we undertook the simulation of the spurious of the mixer and suppression due to filters. By comparing different mixer parts from companies along with the simulation of spurious and filter characteristics, we could finalize the mixer part. The selected mixer had approximately 6 dB conversion loss, 30dB LO to IF isolation, 60dB suppression of 2nd and 3rd order inter-modulation products and LO drive level of 17dBm. To adjust to the changes in IF value, the IF systems was redesigned preserving the form factor for the existing sub-systems and modifying them with different components internally. Also we wanted minimal changes in cabling and power. The overall design functions are in Fig. 1 .
A. IF Up-Converter
With the simulations carried out for the mixer intermodulation products and the IF gain required, the design evolved for the IF up-converter portion for the Ku and Ka band. The overall design philosophy of segregating the LO portions to clock box and IF up-convert stages to Waveform box (these names come from existing design), was retained. The LO Fig. 1 : Overall segregation of functions into different subsystems. Fig. 2 : Inter-modulation products of the mixer device power requirements of +17dBm were satisfied partially at the clock box level and at the waveform generator box level. The overall design met the drive requirement of the solid-state power amplifier inputs and maintained a good spectral purity of signals (through adequate filtering). The filter specifications were more tight for the up-convert stages than the receive, because the power flowing through each of the up-convert stages are high and most of the components in that path operate near to the 3dB compression levels (in the IF up-converter), [7] .
B. IF Receiver Design Features
The IF receiver path components starts with band-pass filter, followed by an attenuator and the blocking capacitor. The amplifier used after this stage is a flat gain and low noise for the band of interest. Next a low-pass filter is utilized to suppress the harmonics from the amplifier. The LO path components have attenuators and amplifiers, which would finally feed the LO port of the mixer. The Amplifier has an in built stabilization network. The traces on the printed circuit board (PCB) have line widths designed to make them controlled impedance. The power consumption of the amplifier is close to 0.35 W. The PCB thickness is 60 mils and plating thickness of 0.8 mils, hence for a 13 mil via with a thermal resistance of 200 deg C/Watt would give a the temp raise approx 70 deg C. For multiple via holes, the thermal resistance decreases proportionately and the temp raise would much less. The various inter-modulation products of the mixer are shown in Fig. 2 . The high value spurious products shown get suppressed by filters before A/D converter device.
There is another amplifier that we used in the recieve path whose 1dB Compression point ensures that the A/D is not damaged in the long run with higher power echoes reflected from near ranges or ground clutter.
All the components in the receive path have high third order intercept point (OIP3) such that the resultant OIP3 is quite high. This aided us in achieving a high SFDR (Spurious free dunamic range). The components with high OIP3 consume more power and get more hot, thus there is a trade-off between power consumption and OIP3.
1) Board layout: The LO and RF paths were made symmetric and the line lengths were kept small compared to wavelength so as to minimize emissions. The trace widths were calculated keeping in mind the layer stackup and the dielectric constant of the substrate. All of the PCBs had four layer stackup. The whole of top and bottom layers are kept for ground having islands for power. We used via stitching for power and ground planes to minimize the loop currents. The board layout and the fabricated boards are shown in Fig. 3, 4 , 5 and 6 respectively.
2) Enclosure Shielding for IF Receiver boards: The IF shield enclosures are metal cases with 3 in width, 5 in length and 2 in height to reduce any EMI emanating from the designed boards as well as to protect them from radiated emissions from elsewhere. They were designed with mounting bars and bulkhead panel mount SMA connectors with internal cabling. Prior to manufacture, the whole design was accomplished in SolidWorks. The simulated model is shown in Fig.  7 .
C. Interface Board
It was used to convert signals from LVDS interface to RS485 interface. Transient suppressors were added to the RS485 lines which would traverse long distance. The sync in and sync out were on the coaxial interface. The sync in and sync out were provided so as to maintain synchronization between Ku and Ka systems. The board layout and manufactured board are shown in Fig. 8 and 9 . 
D. Mechanical Aspects
Three options were considered for design of Amplifier and Mixer board shield enclosures with different lengths (4,5 and 6in long). The 4 inch enclosure need the RF bulkheads to come out directly from the PCB. The 6 in enclosure was too big for our space budget. Best option was to use 5 in length box, where the bulkheads could be conveniently mounted on the walls.
III. CONCLUSION
The new IF hardware was developed and were integrated with the rest of the systems at the NASA Goddard Space Flight Centre and Wallops Flight facility, VA. The initial test results looked satisfactory and radar has been successfully deployed for weather monitoring of Winter Olympic games in PheongChang, South Korea in 2018 ( [8] , [9] ) and in Wallops Flight facility later on. The software development to leverage the new facilities available in radar now are underway.
